SiC in Solar Inverter Topologies
Jonathan Dodge, P.E.
This note focuses on semiconductor power loss estimations to model efficiency of solar inverters utilizing UnitedSiC cascodes and diodes in three-level versus two-level topologies with an input booster. What we are trying to answer here is when to use which topology.
By downloading a white paper, the details of your profile might be shared with the creator of the content and you may be contacted by them directly.